Clock Negative Width Definition

Clock Negative Width is defined as the time difference between a falling edge and the following rising edge in a clock cycle. Clock negative width is also the time period during which the clock signal remains below the threshold reference level in a clock period.

Clock Negative Width DspSee Symbol

Active Edge	Clock Negative Width
Not Applicabble	Clock Negative Width is the time difference between a falling edge and the following rising edge in a clock cycle.

Significance of statistics:
Mean	The mean negative width should be ideally equal to the half of clock period. Any deviation will result in either a smaller setup or a smaller hold time. In a DDR system, it will affect both the setup & hold times.
Min	The min negative width should be ideally equal to the half of clock period. A smaller value will result in a smaller setup time in active rising edge systems or a smaller hold time in active falling edge systems.
Max	The max negative width should be ideally equal to the half of clock period. A higher value will result in a smaller hold time in active rising edge systems or a smaller setup time in active falling edge systems.
Peak cy-cy	Very important. The peak cycle-to-cycle value should be as small as possible. Any value greater than zero will result in jitter and reduction in timing margin.
Peak-to-peak	The peak-to-peak value should be as small as possible. Any value greater than zero will result in reduction in timing margin.

Previous | Next

Jitter & Timing Measurement/Analysis Software